OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 182

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
182 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7632d 20h /
181 Simulation reports added. simont 7632d 20h /
180 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7632d 21h /
179 add /* synopsys xx_case */ to case statments. simont 7632d 21h /
178 x replaced with 0. simont 7632d 23h /
177 Fix bug in case of writing and reading from same address. simont 7644d 02h /
176 ram modules added. simont 7644d 04h /
175 initial inport. simont 7644d 04h /
174 ram modules added. simont 7644d 04h /
173 simualtion `ifdef added simont 7644d 04h /
172 BIST signals added. simont 7647d 04h /
171 fix bug in DA operation. simont 7655d 01h /
170 removing unused files. simont 7655d 01h /
169 remove unused files. simont 7655d 01h /
168 modify program list. simont 7655d 02h /
167 add readmem for ea. simont 7658d 07h /
166 Change test monitor from ports to external data memory. simont 7659d 01h /
165 remove dumpvars. simont 7659d 05h /
164 initial inport. simont 7659d 06h /
163 initial inport simont 7659d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.