OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 intensively tests all instructions markom 8012d 01h /
23 mul & div use 4 clocks simont 8012d 16h /
22 fix some bugs simont 8012d 16h /
21 mul bug fixed markom 8012d 21h /
20 multiplier and divider changed so they complete in 4 cycles markom 8012d 23h /
19 combinatorial loop removed simont 8013d 16h /
18 rst signal added simont 8016d 21h /
17 fix some bugs simont 8016d 21h /
16 inputs ram and op2 removed simont 8016d 21h /
15 commbinatorial loop removed simont 8016d 21h /
14 added signal ea_int simont 8016d 22h /
13 some bug fix simont 8017d 19h /
12 des1_r in alu port list simont 8017d 19h /
11 des2_r removed simont 8017d 19h /
10 % replaced with ^ in uart; some minor improvements markom 8018d 01h /
9 removed unused compare states markom 8019d 18h /
8 some IDS optimizations markom 8019d 19h /
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 8019d 20h /
6 psw combinatorial loop removed markom 8019d 22h /
5 more linter corrections; 2 tests still fail markom 8019d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.