OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 fix bug in interface to external data ram simont 7963d 11h /
71 add cache simont 7967d 10h /
70 initial import simont 7967d 10h /
69 add parameters simont 7967d 12h /
68 add instruction cache and DELAY parameters for external ram, rom simont 7967d 12h /
67 add parameters for instruction cache simont 7967d 12h /
66 added xrom_test simont 7968d 08h /
65 add oc8051_icache and oc8051_cache_ram simont 7968d 08h /
64 signal es_int=1'b0 simont 7968d 08h /
63 initial import simont 7968d 08h /
62 fix bugs in instruction interface simont 7968d 08h /
61 fix bug simont 7969d 11h /
60 initial inport simont 7970d 11h /
59 add external rom simont 7974d 06h /
58 add external rom testing simont 7974d 06h /
57 add module oc8051_xrom simont 7974d 06h /
56 initial CVS input simont 7974d 06h /
55 added parameter DELAY simont 7974d 07h /
54 cahnge interface to instruction rom simont 7974d 07h /
53 initial CVS inport simont 7974d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.