OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 alu with registered outputs simont 8044d 21h /
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 8053d 17h /
76 add module oc8051_sfr, 256 bytes internal ram simont 8053d 17h /
75 initial import simont 8053d 17h /
74 add module oc8051_wb_iinterface simont 8061d 18h /
73 initial import simont 8061d 18h /
72 fix bug in interface to external data ram simont 8061d 20h /
71 add cache simont 8065d 19h /
70 initial import simont 8065d 20h /
69 add parameters simont 8065d 21h /
68 add instruction cache and DELAY parameters for external ram, rom simont 8065d 21h /
67 add parameters for instruction cache simont 8065d 21h /
66 added xrom_test simont 8066d 18h /
65 add oc8051_icache and oc8051_cache_ram simont 8066d 18h /
64 signal es_int=1'b0 simont 8066d 18h /
63 initial import simont 8066d 18h /
62 fix bugs in instruction interface simont 8066d 18h /
61 fix bug simont 8067d 20h /
60 initial inport simont 8068d 21h /
59 add external rom simont 8072d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.