OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 1. Remove the use of frequency divider
2. Uses the same external interrupt pin and timer external clock source pin as AT90S1200
3. Adds some comments to each module instantation.
yapzihe 8326d 13h /
18 no message yapzihe 8333d 04h /
17 RISCMCU Slides Presentation (PDF, 112 KB) yapzihe 8338d 20h /
16 RISCMCU Thesis (PDF, 669 KB) yapzihe 8338d 20h /
15 rename file to RISCMCU_Thesis.pdf yapzihe 8338d 20h /
14 Thesis (PDF 668KB) yapzihe 8339d 08h /
13 removed old version yapzihe 8339d 08h /
12 RISCMCU THESIS (PDF, 668KB) yapzihe 8339d 09h /
11 My thesis for the RISCMCU project, in PDF yapzihe 8341d 13h /
10 hex2mif is used to convert HEX file to MIF format yapzihe 8341d 14h /
9 Real applications for testing the microcontroller yapzihe 8341d 14h /
8 move all the VHDL files to here from 'RISCMCU' directory yapzihe 8341d 14h /
7 move to 'vhdl' directory yapzihe 8341d 14h /
6 This commit was manufactured by cvs2svn to create tag 'arelease'. 8358d 07h /
5 no message yapzihe 8358d 07h /
4 I have rearranged some of the codes and added some comments to reflect more clearly what I write in my thesis. It is not tested with the FLEX10K. yapzihe 8358d 07h /
3 Change the 3 level deep hardware stack to 4 level yapzihe 8358d 07h /
2 no message yapzihe 8358d 07h /
1 Standard project directories initialized by cvs2svn. 8358d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.