OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 115

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5927d 05h /
114 changed MSR bits sybreon 5927d 05h /
113 initial checkin sybreon 5927d 05h /
112 *** empty log message *** sybreon 5927d 05h /
111 added static assert hack sybreon 5927d 06h /
110 added cache controls sybreon 5927d 09h /
109 added interrupt controls (may need to be factorised out) sybreon 5927d 09h /
108 changed semaphore case sybreon 5927d 09h /
107 Added new C++ files sybreon 5929d 01h /
106 Made code work with newlib's malloc(); sybreon 5998d 02h /
105 Patch interrupt bug. sybreon 6008d 20h /
104 Uses multiplier + barrel shifter as default. sybreon 6010d 04h /
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6010d 05h /
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6010d 05h /
101 Made multiplier pause with pipeline sybreon 6020d 02h /
100 multiplier issues sybreon 6020d 02h /
99 Minor cleanup sybreon 6031d 20h /
98 Minor typo sybreon 6031d 23h /
97 Added malloc() test sybreon 6031d 23h /
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6034d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.