OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Removed byte acrobatics. sybreon 6573d 00h /
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6576d 01h /
29 Added code documentation.
Added new tests that test floating point, modulo arithmetic and multiplication/division.
sybreon 6576d 01h /
28 Fixed simulation bug. sybreon 6576d 01h /
27 Removed some unnecessary bubble control. sybreon 6576d 12h /
26 Fixed minor synthesis bug. sybreon 6576d 12h /
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v
sybreon 6576d 16h /
24 Made minor performance optimisations. sybreon 6577d 02h /
23 Fixed minor simulation bug. sybreon 6577d 17h /
22 Added support for 8-bit and 16-bit data types. sybreon 6577d 18h /
21 Added hierarchy block diagram. sybreon 6588d 00h /
20 Added basic documentation doc/aeMB_datasheet.pdf sybreon 6588d 14h /
19 Added initial unified memory core. sybreon 6590d 03h /
18 Moved testbench into /sim/verilog.
Simulation cleanups.
sybreon 6590d 20h /
17 Cosmetic changes sybreon 6592d 00h /
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.
sybreon 6592d 12h /
15 Removed ROM file. Please generate it from the SW directory. sybreon 6599d 02h /
14 Added initial interrupt/exception support. sybreon 6599d 02h /
13 Fibonacci rom sybreon 6599d 10h /
12 Minor changes sybreon 6599d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.