OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6465d 02h /
32 Modified compilation sequence. sybreon 6465d 02h /
31 Removed byte acrobatics. sybreon 6465d 02h /
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6468d 02h /
29 Added code documentation.
Added new tests that test floating point, modulo arithmetic and multiplication/division.
sybreon 6468d 02h /
28 Fixed simulation bug. sybreon 6468d 02h /
27 Removed some unnecessary bubble control. sybreon 6468d 13h /
26 Fixed minor synthesis bug. sybreon 6468d 13h /
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v
sybreon 6468d 17h /
24 Made minor performance optimisations. sybreon 6469d 03h /
23 Fixed minor simulation bug. sybreon 6469d 19h /
22 Added support for 8-bit and 16-bit data types. sybreon 6469d 19h /
21 Added hierarchy block diagram. sybreon 6480d 01h /
20 Added basic documentation doc/aeMB_datasheet.pdf sybreon 6480d 15h /
19 Added initial unified memory core. sybreon 6482d 05h /
18 Moved testbench into /sim/verilog.
Simulation cleanups.
sybreon 6482d 21h /
17 Cosmetic changes sybreon 6484d 01h /
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.
sybreon 6484d 13h /
15 Removed ROM file. Please generate it from the SW directory. sybreon 6491d 04h /
14 Added initial interrupt/exception support. sybreon 6491d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.