OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6242d 03h /
54 Added some compilation optimisations. sybreon 6242d 23h /
53 Added GET/PUT support through a FSL bus. sybreon 6242d 23h /
52 Added log output to iverilog.log sybreon 6242d 23h /
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6244d 02h /
50 Parameterised optional components. sybreon 6244d 05h /
49 Added random seed for simulation. sybreon 6247d 09h /
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6248d 14h /
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6248d 14h /
46 Minor code cleanup. sybreon 6249d 11h /
45 Minor code cleanup. sybreon 6249d 11h /
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6250d 00h /
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6250d 00h /
42 Enable MSR_IE with software. sybreon 6250d 01h /
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6250d 16h /
40 Recommended to compile code with -O2/3/s sybreon 6261d 00h /
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6261d 00h /
38 Added interrupt support. sybreon 6406d 01h /
37 This commit was manufactured by cvs2svn to create tag 'AEMB_7_05'. 6419d 11h /
36 Removed asynchronous reset signal. sybreon 6419d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.