OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Generate VMEM instead of HEX dumps of programme. sybreon 6370d 02h /
67 Minor simulation fixes. sybreon 6372d 01h /
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6373d 23h /
65 Fixed minor typo causing synthesis failure. sybreon 6375d 11h /
64 Fixed minor interrupt test typo. sybreon 6375d 21h /
63 Fixed interrupt signal synchronisation. sybreon 6375d 21h /
62 Fixed minor typo. sybreon 6375d 21h /
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6375d 22h /
60 Added interrupt test routine. sybreon 6375d 22h /
59 Added posedge/negedge bus interface.
Modified interrupt test system.
sybreon 6375d 22h /
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6376d 21h /
57 Updated documentation to EDK32 version. sybreon 6378d 22h /
56 Parameterised optional components into aeMB_xecu.v sybreon 6379d 20h /
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6380d 04h /
54 Added some compilation optimisations. sybreon 6381d 00h /
53 Added GET/PUT support through a FSL bus. sybreon 6381d 00h /
52 Added log output to iverilog.log sybreon 6381d 00h /
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6382d 03h /
50 Parameterised optional components. sybreon 6382d 06h /
49 Added random seed for simulation. sybreon 6385d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.