OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Change interrupt to positive level triggered interrupts. sybreon 6144d 13h /
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6146d 09h /
68 Generate VMEM instead of HEX dumps of programme. sybreon 6146d 10h /
67 Minor simulation fixes. sybreon 6148d 08h /
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6150d 06h /
65 Fixed minor typo causing synthesis failure. sybreon 6151d 19h /
64 Fixed minor interrupt test typo. sybreon 6152d 04h /
63 Fixed interrupt signal synchronisation. sybreon 6152d 04h /
62 Fixed minor typo. sybreon 6152d 05h /
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6152d 06h /
60 Added interrupt test routine. sybreon 6152d 06h /
59 Added posedge/negedge bus interface.
Modified interrupt test system.
sybreon 6152d 06h /
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6153d 04h /
57 Updated documentation to EDK32 version. sybreon 6155d 06h /
56 Parameterised optional components into aeMB_xecu.v sybreon 6156d 04h /
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6156d 11h /
54 Added some compilation optimisations. sybreon 6157d 07h /
53 Added GET/PUT support through a FSL bus. sybreon 6157d 07h /
52 Added log output to iverilog.log sybreon 6157d 07h /
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6158d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.