URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	Split the source files list into a Vertex-6 only list and a Spartan-6 only list. That way users don;t need to delete files from the list manually if they only have a setup for one of the FPGA types.	csantifort	5000d 00h	/
22	Added files and instructions to enable the building of the vmlinux image from the kernel source files.	csantifort	5003d 23h	/
21	Fixed bug in the conditions to create the FPGA configuration log file. I added the creation of the log file in the last release, but the way it was implemented was causing the Makefile to always rebuild from the start.	csantifort	5003d 23h	/
20	Added feature to A25 core to directly use a read value from the write back stage to reduce the stall to 1 cycle when there is a register conflict with the following instruction. This increases performance by about 3%.	csantifort	5025d 00h	/
19	Create a configuration log file as part of the synthesis flow. This file is a useful reference to tell the different bitfiles apart.	csantifort	5025d 00h	/
18	Added list of source files and diagram for Amber25 core.	csantifort	5027d 23h	/
17	amber25 core bug fix. The return address for irq interrupts was off by 4 bytes when the interrupt occurred during a stm instruction with the following instruction having some register conflicts. Added test irq_stm to catch the bug. Cleaned up some header descriptions	csantifort	5028d 22h	/
16	Deleted the old version of the 3-state amber core. Its replaced with amber23. Added the 5-state Amber core.	csantifort	5031d 12h	/
15	Copied amber to amber23, Many system changes to support new amber25 core.	csantifort	5031d 13h	/
14	Re-wrote the behavioral clock generation code to more accurately calculate the sys_clk frequency. The previous version was not producing the correct frequency at higher frequenies due to rounding errors.	csantifort	5033d 01h	/
13	Bug fix - added an extra state to the rx state machine to properly align reading the uart input to the middle of each bit.	csantifort	5033d 01h	/
12	Added INITIALIZE_TO_ZERO parameter to keep instantiation idendical to generic sram models. The parameter is not used in the Xilinx models (they always init to zero) but it used in the generic models.	csantifort	5033d 01h	/
11	Added vmlinux test.	csantifort	5048d 01h	/
10	Removed parameters for unused peruipheral modules	csantifort	5049d 04h	/
9	Change the format of mcr and mrc listings so they exactly match the dissasembly produced by the gnu tools. Write ip instead of r12 in listings.	csantifort	5049d 04h	/
8	Change the value in the ID register to be compatible with the Linux code that parses it and picks a processor type.	csantifort	5049d 04h	/
7	Added instructions to use Veritak simulator. Removed some unused functions from memory_configuration.v.	csantifort	5057d 19h	/
6	Set ignore property for output files	csantifort	5060d 22h	/
5	Deleted two temporary files that should not be in the release.	csantifort	5061d 18h	/
4	Corrected a couple of minor typos	csantifort	5061d 19h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories amber

[/] - Rev 23

Filtering Options