OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] - Rev 34

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 Tweaked strcpy function to speed it up slightly csantifort 4937d 02h /
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.
csantifort 4937d 22h /
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4938d 22h /
31 Added dhrystone benchmark test csantifort 4938d 23h /
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4952d 05h /
29 Use lgo command for saving waveforms in modelsim csantifort 4953d 23h /
28 Moved function prototypes to .h file csantifort 4953d 23h /
27 Got working with cadence nc simulator csantifort 4987d 06h /
26 Added wish list csantifort 4992d 06h /
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh
csantifort 4994d 03h /
24 Added instructions how to build Linux kernel from source files csantifort 4996d 04h /
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.
csantifort 4996d 05h /
22 Added files and instructions to enable the building of the vmlinux image from the kernel source files. csantifort 5000d 04h /
21 Fixed bug in the conditions to create the FPGA configuration log file. I added the creation of the log file in the last release, but the way it was implemented was causing the Makefile to always rebuild from the start. csantifort 5000d 04h /
20 Added feature to A25 core to directly use a read value from the write back stage
to reduce the stall to 1 cycle when there is a register conflict with the
following instruction. This increases performance by about 3%.
csantifort 5021d 05h /
19 Create a configuration log file as part of the synthesis flow. This file is a useful reference to
tell the different bitfiles apart.
csantifort 5021d 05h /
18 Added list of source files and diagram for Amber25 core. csantifort 5024d 04h /
17 amber25 core bug fix. The return address for irq interrupts was off by 4 bytes
when the interrupt occurred during a stm instruction with the following instruction
having some register conflicts. Added test irq_stm to catch the bug.
Cleaned up some header descriptions
csantifort 5025d 03h /
16 Deleted the old version of the 3-state amber core. Its replaced with amber23.
Added the 5-state Amber core.
csantifort 5027d 17h /
15 Copied amber to amber23, Many system changes to support new amber25 core. csantifort 5027d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.