OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Added disclaimer
Added CVS information
Changed core for new internal counter libraries (synthesis fixes).
rherveille 8166d 16h /
21 Changed atahost_top pin-information. rherveille 8166d 17h /
20 Some minor bug fixes rherveille 8280d 12h /
19 Changed RST_LVL define to parameter.
Removed atahost_define.v
rherveille 8289d 18h /
18 Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high. rherveille 8317d 22h /
17 Changed top-level. Made asynchronous reset programmable. rherveille 8323d 18h /
16 - Added Test Bench
- Added Synthesis scripts for Design Compiler
- Fixed minor bug in atahost_top
rudi 8350d 17h /
15 Changed filenames and top-level port names to be conform new OpenCores conventions rherveille 8351d 15h /
14 created new directory structure rherveille 8363d 17h /
13 no message rherveille 8363d 17h /
12 Fixed some blocking versus non-blocking statement issues. rherveille 8370d 22h /
11 Created directory structure (documentation, vhdl, verilog) rherveille 8381d 10h /
10 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).
rherveille 8386d 12h /
9 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed PIOreq & PIOack generation (controller.vhd); made them synchronous
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).
rherveille 8386d 12h /
8 Fixed sensitivity error in ata.v (nRESET instead of nReset) rherveille 8386d 22h /
7 no message rherveille 8388d 08h /
6 Added 'timescale to all files
Fixed bug where control registers would always latch data, instead of when addressed
rherveille 8388d 08h /
5 Rewrote some sections. Minor Verilog coding style issues. rherveille 8394d 13h /
4 Fixed some incomplete port lists. Fixed some Verilog related issues.
Design now compiles completely.
rherveille 8395d 18h /
3 Created VHDL & Verilog subdirectories. Moved files accordingly. rherveille 8398d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.