OpenCores
URL https://opencores.org/ocsvn/atlas_core/atlas_core/trunk

Subversion Repositories atlas_core

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 huge update:
- doc update
- several bug-fixes in MMU, CTRL and BUS_INTERFACE.vhd
have fun ;)		 zero_gravity 4058d 07h /
17 - new interrupt vector: unique vector for undefined instructions / access violations ("command error trap")
- bug fix in assembler: correct absolute address generator - assembler works fine now ;)		 zero_gravity 4068d 10h /
16 - assembler update: assembler can now include other files using the ".include" statement
- doc update: fixed error in instruction summary table		 zero_gravity 4080d 12h /
15 - new instruction added: NEG Rd, Rx (Rd <- 0 - Ra)
- instruction is built from redundant SUB with identical operands (SUB Rd, Ra, Ra; will always result in 0)
- since there are other instructions to clear a register, the redundant SUB has been recoded to perform the NEG operation
- NEG operation added to documentary and assembler		 zero_gravity 4087d 14h /
14 - instruction set summary card added to documentary (Atlas Processor Datasheet)
- minor edits in SYS_REG.vhd and ATLAS_pkg.vhd files		 zero_gravity 4088d 09h /
13 - new option added to the RT/GT/STPC instructions
- ATLAS_MICRO implementation scheme added (+testbench)
- huge DOC update		 zero_gravity 4103d 05h /
12 - assembler: dev c++ project changed to 32-bit
- atlas_asm.exe is now compiled for 32-bit system		 zero_gravity 4125d 11h /
11 - optimized memory components
-> less access hardware
-> easier mapping for quartus sythesis tool		 zero_gravity 4128d 05h /
10 - optimized opcode decoder
- deleted HALT signal from Atlas Micro - not feasible here
- doc update		 zero_gravity 4128d 06h /
9 - ATLAS_MICRO implementation example added to project (CPU + I/D memory) zero_gravity 4129d 07h /
8 - bug-fix: MSR read access
- new instruction added: SPR (store parity of register to T-flag)
- doc update
- assembler update		 zero_gravity 4129d 08h /
7 - data path diagram added to documentary (finally!!)
- updated assembler version
- updated assembler examples		 zero_gravity 4132d 10h /
6 - more code examples added to documentary
- minor updates for RTL files
- assembler now supports binary and hexadecimal number representation		 zero_gravity 4135d 08h /
5 - error corrected in data sheet's branch table asm example zero_gravity 4140d 12h /
4 - complete update zero_gravity 4140d 13h /
3 - bug-fix of compare/test instruction in assembler program
- minor edits in rtl files to make a more efficient use of config constants		 zero_gravity 4142d 06h /
2 initial repository setup zero_gravity 4143d 07h /
1 The project and the structure was created root 4143d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.