OpenCores
URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Enable interrupts at start of each task.
This fix is required after a change in opcode_decoder.vhd.
jsauermann 7598d 00h /
15 sample ucf file jsauermann 7637d 03h /
14 no message jsauermann 7645d 04h /
13 bug in print_unsigned() fixed.
Now done as in rtos.c
jsauermann 7687d 21h /
12 Todo removed jsauermann 7716d 19h /
11 First Version jsauermann 7716d 19h /
10 Set top of stack of idle task to end of internal memory rather
than end of external memory (causing incorrect display of
100 % CPU load).
jsauermann 7716d 21h /
9 Made cpu_engine WISHBONE compliant.
(Somebody please validate it).
jsauermann 7716d 21h /
8 Initialization of compound auto variables added (was TODO) jsauermann 7724d 00h /
7 Handle auto variable declarations in compound statements properly jsauermann 7724d 23h /
6 New Target polled for testing compiler without the need to simulate interrupts jsauermann 7724d 23h /
5 Initial version jsauermann 7725d 20h /
4 Documentation finalized jsauermann 7726d 00h /
3 This commit was manufactured by cvs2svn to create tag 'V10'. 7728d 20h /
2 no message jsauermann 7728d 20h /
1 Standard project directories initialized by cvs2svn. 7728d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.