OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 Fixed according to the linter. mohor 7641d 17h /
109 Fixed according to the linter. mohor 7641d 18h /
108 Fixed according to the linter. mohor 7641d 18h /
107 Fixed according to the linter. mohor 7641d 19h /
106 Unused signal removed. mohor 7647d 16h /
105 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7648d 06h /
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7648d 06h /
103 This commit was manufactured by cvs2svn to create tag 'complete_1'. 7650d 21h /
102 Little fixes (to fix warnings). mohor 7650d 21h /
101 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7654d 22h /
100 Synchronization changed. mohor 7654d 22h /
99 PCI_BIST replaced with CAN_BIST. mohor 7654d 23h /
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7660d 10h /
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7660d 10h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7660d 11h /
95 Virtual silicon ram instances added. simons 7660d 11h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7665d 22h /
93 synthesis full_case parallel_case fixed. mohor 7665d 22h /
92 clkout is clk/2 after the reset. mohor 7666d 06h /
91 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7666d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.