OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7862d 21h /
140 I forgot to thange one signal name. igorm 7917d 20h /
139 Signal bus_off_on added. igorm 7917d 20h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7956d 23h /
137 Header changed. mohor 7956d 23h /
136 Error counters changed. mohor 7956d 23h /
135 Header changed. mohor 7956d 23h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 8064d 21h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 8071d 08h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 8071d 08h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 8071d 08h /
130 mbist signals updated according to newest convention markom 8071d 08h /
129 Error counters changed. mohor 8087d 16h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 8087d 17h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 8087d 17h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 8088d 13h /
125 Synchronization changed, error counters fixed. mohor 8092d 19h /
124 ALTERA_RAM supported. mohor 8113d 01h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 8120d 06h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 8120d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.