OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7564d 15h /
140 I forgot to thange one signal name. igorm 7619d 13h /
139 Signal bus_off_on added. igorm 7619d 13h /
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7658d 16h /
137 Header changed. mohor 7658d 16h /
136 Error counters changed. mohor 7658d 16h /
135 Header changed. mohor 7658d 16h /
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7766d 14h /
133 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7773d 01h /
132 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7773d 01h /
131 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7773d 01h /
130 mbist signals updated according to newest convention markom 7773d 01h /
129 Error counters changed. mohor 7789d 09h /
128 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7789d 10h /
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7789d 10h /
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7790d 06h /
125 Synchronization changed, error counters fixed. mohor 7794d 12h /
124 ALTERA_RAM supported. mohor 7814d 18h /
123 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7822d 00h /
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7822d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.