OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 97

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7871d 13h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7871d 14h /
95 Virtual silicon ram instances added. simons 7871d 14h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7877d 01h /
93 synthesis full_case parallel_case fixed. mohor 7877d 01h /
92 clkout is clk/2 after the reset. mohor 7877d 10h /
91 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7877d 23h /
90 paralel_case and full_case compiler directives added to case statements. mohor 7877d 23h /
89 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7878d 20h /
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7878d 20h /
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7878d 21h /
86 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7880d 12h /
85 Typo fixed. mohor 7880d 12h /
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7881d 19h /
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7881d 20h /
82 Removed few signals. mohor 7881d 21h /
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7881d 21h /
80 Form error was detected when stuff bit occured at the end of crc. mohor 7881d 21h /
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7882d 21h /
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7882d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.