OpenCores
URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 Some minor fixes. Document is now official version. lampret 8392d 00h /
19 no message bbeaver 8393d 08h /
18 no message bbeaver 8394d 06h /
17 Fixed link to specification_template.dot lampret 8394d 14h /
16 Added updated opencores coding guidelines. Added ver_plan.pdf and Specification template for Word. lampret 8394d 15h /
15 no message bbeaver 8414d 12h /
14 adding beginning LPM files bbeaver 8426d 08h /
13 This commit was manufactured by cvs2svn to create tag 'initial'. 8432d 08h /
12 Major cleanup.
Files are now compliant to Altera & Xilinx memories.
Memories are now compatible, i.e. drop-in replacements.
Added synthesizeable generic FPGA description.
Created "generic_memories" cvs entry.
rherveille 8432d 08h /
11 no message bbeaver 8439d 07h /
10 no message bbeaver 8439d 07h /
9 no message bbeaver 8443d 05h /
8 no message bbeaver 8443d 05h /
7 no message bbeaver 8443d 05h /
6 no message bbeaver 8443d 06h /
5 no message bbeaver 8443d 07h /
4 no message bbeaver 8443d 07h /
3 This commit was manufactured by cvs2svn to create tag 'arelease'. 8443d 08h /
2 no message bbeaver 8443d 08h /
1 Standard project directories initialized by cvs2svn. 8443d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.