OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 fixed missing carry flag for ROR instruction jsauermann 5409d 15h /
16 fixed missing RD_M signal for IN instruction jsauermann 5418d 16h /
15 fixed SP auto inc/dec problem jsauermann 5418d 18h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5420d 15h /
13 fixed fault in LDD/STD decoding jsauermann 5421d 14h /
12 fixed bug in decoding of I/O address for SP jsauermann 5422d 15h /
11 fixed fault is BSET/BCLR instruction jsauermann 5424d 15h /
10 wait decoder fault fixed jsauermann 5424d 20h /
9 renamed 'main' to 'hello' in build commands jsauermann 5425d 16h /
8 picture quality slightly improved jsauermann 5425d 21h /
7 support multiple port sizes in make_mem jsauermann 5425d 22h /
6 support multiple port sizes in make_mem jsauermann 5425d 22h /
5 support multiple port sizes in make_mem jsauermann 5425d 23h /
4 initial check-in jsauermann 5429d 19h /
3 initial check-in jsauermann 5430d 00h /
2 initial check-in jsauermann 5430d 17h /
1 The project and the structure was created root 5430d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.