OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5414d 02h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5417d 04h /
17 fixed missing carry flag for ROR instruction jsauermann 5421d 02h /
16 fixed missing RD_M signal for IN instruction jsauermann 5430d 03h /
15 fixed SP auto inc/dec problem jsauermann 5430d 05h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5432d 02h /
13 fixed fault in LDD/STD decoding jsauermann 5433d 02h /
12 fixed bug in decoding of I/O address for SP jsauermann 5434d 02h /
11 fixed fault is BSET/BCLR instruction jsauermann 5436d 02h /
10 wait decoder fault fixed jsauermann 5436d 07h /
9 renamed 'main' to 'hello' in build commands jsauermann 5437d 03h /
8 picture quality slightly improved jsauermann 5437d 08h /
7 support multiple port sizes in make_mem jsauermann 5437d 09h /
6 support multiple port sizes in make_mem jsauermann 5437d 10h /
5 support multiple port sizes in make_mem jsauermann 5437d 10h /
4 initial check-in jsauermann 5441d 06h /
3 initial check-in jsauermann 5441d 11h /
2 initial check-in jsauermann 5442d 04h /
1 The project and the structure was created root 5442d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.