OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5226d 12h /
20 readability of 95xx instructions improved jsauermann 5258d 08h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5258d 09h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5261d 11h /
17 fixed missing carry flag for ROR instruction jsauermann 5265d 09h /
16 fixed missing RD_M signal for IN instruction jsauermann 5274d 11h /
15 fixed SP auto inc/dec problem jsauermann 5274d 12h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5276d 09h /
13 fixed fault in LDD/STD decoding jsauermann 5277d 09h /
12 fixed bug in decoding of I/O address for SP jsauermann 5278d 09h /
11 fixed fault is BSET/BCLR instruction jsauermann 5280d 09h /
10 wait decoder fault fixed jsauermann 5280d 14h /
9 renamed 'main' to 'hello' in build commands jsauermann 5281d 10h /
8 picture quality slightly improved jsauermann 5281d 15h /
7 support multiple port sizes in make_mem jsauermann 5281d 16h /
6 support multiple port sizes in make_mem jsauermann 5281d 17h /
5 support multiple port sizes in make_mem jsauermann 5281d 17h /
4 initial check-in jsauermann 5285d 13h /
3 initial check-in jsauermann 5285d 18h /
2 initial check-in jsauermann 5286d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.