OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7445d 23h /
120 test stall_test added. mohor 7446d 02h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7446d 02h /
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7447d 22h /
117 Define name changed. mohor 7447d 22h /
116 Data latching changed when testing WB. mohor 7447d 23h /
115 More debug data added. mohor 7448d 02h /
114 CRC generation iand verification in bench changed. mohor 7448d 04h /
113 IDCODE test improved. mohor 7448d 05h /
112 dbg_tb_defines.v not used. mohor 7448d 23h /
111 Define tap_defines.v added to test bench. mohor 7448d 23h /
110 Waiting for "ready" improved. mohor 7449d 00h /
109 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7449d 05h /
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7449d 05h /
107 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7450d 03h /
106 Sensitivity list updated. simons 7450d 03h /
105 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7450d 18h /
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7450d 18h /
103 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7450d 19h /
102 New version. mohor 7450d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.