OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 126

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 run_sim.scr renamed to run_sim for VATS. mohor 7587d 03h /
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7589d 00h /
124 Display for VATS added. mohor 7589d 00h /
123 All flipflops are reset. mohor 7589d 00h /
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7592d 00h /
121 Port signals are all set to zero after reset. mohor 7592d 00h /
120 test stall_test added. mohor 7592d 03h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7592d 04h /
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7594d 00h /
117 Define name changed. mohor 7594d 00h /
116 Data latching changed when testing WB. mohor 7594d 00h /
115 More debug data added. mohor 7594d 04h /
114 CRC generation iand verification in bench changed. mohor 7594d 05h /
113 IDCODE test improved. mohor 7594d 06h /
112 dbg_tb_defines.v not used. mohor 7595d 01h /
111 Define tap_defines.v added to test bench. mohor 7595d 01h /
110 Waiting for "ready" improved. mohor 7595d 02h /
109 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7595d 07h /
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7595d 07h /
107 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7596d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.