OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7645d 11h /
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7645d 11h /
132 Documentation updated. Many missing things added. igorm 7645d 11h /
131 Documentation updated. Many missing things added. igorm 7645d 12h /
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7687d 11h /
129 New documentation. mohor 7687d 11h /
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7689d 18h /
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7692d 18h /
126 run_sim.scr renamed to run_sim for VATS. mohor 7692d 18h /
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7694d 15h /
124 Display for VATS added. mohor 7694d 15h /
123 All flipflops are reset. mohor 7694d 15h /
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7697d 15h /
121 Port signals are all set to zero after reset. mohor 7697d 15h /
120 test stall_test added. mohor 7697d 18h /
119 cpu_stall_o activated as soon as bp occurs. mohor 7697d 19h /
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7699d 14h /
117 Define name changed. mohor 7699d 14h /
116 Data latching changed when testing WB. mohor 7699d 15h /
115 More debug data added. mohor 7699d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.