OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 140

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
140 CRC checking of incoming CRC added to all tasks. igorm 7383d 06h /
139 New release of the debug interface (3rd. release). igorm 7385d 08h /
138 Temp version before changing dbg interface. igorm 7391d 12h /
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7395d 13h /
136 Table describing chain codes added. igorm 7395d 13h /
135 'hz changed to 1'hz because Icarus complains. igorm 7398d 13h /
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7399d 11h /
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7399d 11h /
132 Documentation updated. Many missing things added. igorm 7399d 11h /
131 Documentation updated. Many missing things added. igorm 7399d 12h /
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7441d 11h /
129 New documentation. mohor 7441d 11h /
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7443d 18h /
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7446d 18h /
126 run_sim.scr renamed to run_sim for VATS. mohor 7446d 18h /
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7448d 15h /
124 Display for VATS added. mohor 7448d 15h /
123 All flipflops are reset. mohor 7448d 15h /
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7451d 15h /
121 Port signals are all set to zero after reset. mohor 7451d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.