OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 147

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7546d 14h /
146 Changes for the FormalPRO. igorm 7550d 10h /
145 Support for 2 CPUs added. igorm 7550d 15h /
144 Port names and defines for the supported CPUs changed. igorm 7550d 16h /
143 Signals for easier debugging removed. igorm 7550d 17h /
142 Typo fixed. igorm 7550d 18h /
141 data_cnt_lim length changed to reduce number of warnings. igorm 7551d 13h /
140 CRC checking of incoming CRC added to all tasks. igorm 7552d 04h /
139 New release of the debug interface (3rd. release). igorm 7554d 07h /
138 Temp version before changing dbg interface. igorm 7560d 11h /
137 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7564d 12h /
136 Table describing chain codes added. igorm 7564d 12h /
135 'hz changed to 1'hz because Icarus complains. igorm 7567d 11h /
134 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7568d 10h /
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7568d 10h /
132 Documentation updated. Many missing things added. igorm 7568d 10h /
131 Documentation updated. Many missing things added. igorm 7568d 11h /
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7610d 09h /
129 New documentation. mohor 7610d 09h /
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7612d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.