OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 trst synchronization is not needed and was removed. mohor 8188d 10h /
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.
mohor 8199d 15h /
29 Document revised and put tp better form. mohor 8203d 04h /
28 TDO and TDO Enable signal are separated into two signals. mohor 8235d 12h /
27 Warnings from synthesys tools fixed. mohor 8249d 13h /
26 Warnings from synthesys tools fixed. mohor 8249d 13h /
25 trst signal is synchronized to wb_clk_i. mohor 8250d 10h /
24 CRC changed so more thorough testing is done. mohor 8251d 11h /
23 Trace disabled by default. mohor 8257d 13h /
22 Register length fixed. mohor 8257d 14h /
21 CRC is returned when chain selection data is transmitted. mohor 8258d 10h /
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8259d 12h /
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8271d 13h /
18 Reset signals are not combined any more. mohor 8273d 22h /
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.
mohor 8297d 11h /
16 bs_chain_o port added. mohor 8299d 11h /
15 bs_chain_o added. mohor 8299d 12h /
14 Document updated. mohor 8300d 10h /
13 Signal names changed to lowercase. mohor 8300d 13h /
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.
mohor 8301d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.