OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 61

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 Lapsus fixed. simons 7612d 00h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7612d 00h /
59 Reset value for riscsel register set to 1. simons 7612d 00h /
58 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7612d 01h /
57 Multiple cpu support added. simons 7612d 01h /
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7878d 22h /
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7878d 22h /
54 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7878d 23h /
53 Trst active high. Inverted on higher layer. mohor 7878d 23h /
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7878d 23h /
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7906d 11h /
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7906d 12h /
49 This commit was manufactured by cvs2svn to create tag 'sdram_test_working'. 8061d 23h /
48 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8061d 23h /
47 mon_cntl_o signals that controls monitor mux added. mohor 8061d 23h /
46 Asynchronous reset used instead of synchronous. mohor 8070d 05h /
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8077d 01h /
44 Signal names changed to lower case. mohor 8077d 01h /
43 Intentional error removed. mohor 8082d 00h /
42 A block for checking possible simulation/synthesis missmatch added. mohor 8082d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.