OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7682d 19h /
77 MBIST chain connection fixed. mohor 7682d 19h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7682d 20h /
75 Simulation files. mohor 7682d 20h /
74 Removed. mohor 7682d 20h /
73 CRC logic changed. mohor 7682d 21h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7685d 03h /
71 Mbist support added. simons 7685d 03h /
70 A pdf copy of existing doc document. simons 7692d 05h /
69 WBCNTL added, multiple CPU support described. simons 7712d 18h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7717d 23h /
67 Lower two address lines must be always zero. simons 7717d 23h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7718d 22h /
65 WB_CNTL register added, some syncronization fixes. simons 7718d 22h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7738d 23h /
63 Three more chains added for cpu debug access. simons 7738d 23h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7766d 23h /
61 Lapsus fixed. simons 7766d 23h /
60 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7766d 23h /
59 Reset value for riscsel register set to 1. simons 7766d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.