OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 New version of the debug interface. Not finished, yet. mohor 7589d 12h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7650d 08h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7650d 08h /
77 MBIST chain connection fixed. mohor 7650d 08h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7650d 09h /
75 Simulation files. mohor 7650d 09h /
74 Removed. mohor 7650d 10h /
73 CRC logic changed. mohor 7650d 10h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7652d 16h /
71 Mbist support added. simons 7652d 16h /
70 A pdf copy of existing doc document. simons 7659d 18h /
69 WBCNTL added, multiple CPU support described. simons 7680d 07h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7685d 12h /
67 Lower two address lines must be always zero. simons 7685d 12h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7686d 11h /
65 WB_CNTL register added, some syncronization fixes. simons 7686d 11h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7706d 12h /
63 Three more chains added for cpu debug access. simons 7706d 12h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7734d 12h /
61 Lapsus fixed. simons 7734d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.