OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 New version of the debug interface. Not finished, yet. mohor 7488d 22h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7549d 18h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7549d 18h /
77 MBIST chain connection fixed. mohor 7549d 18h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7549d 20h /
75 Simulation files. mohor 7549d 20h /
74 Removed. mohor 7549d 20h /
73 CRC logic changed. mohor 7549d 20h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7552d 03h /
71 Mbist support added. simons 7552d 03h /
70 A pdf copy of existing doc document. simons 7559d 04h /
69 WBCNTL added, multiple CPU support described. simons 7579d 18h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7584d 22h /
67 Lower two address lines must be always zero. simons 7584d 22h /
66 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7585d 22h /
65 WB_CNTL register added, some syncronization fixes. simons 7585d 22h /
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7605d 22h /
63 Three more chains added for cpu debug access. simons 7605d 22h /
62 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7633d 22h /
61 Lapsus fixed. simons 7633d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.