OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3767d 21h /
77 hardware: ucf file re-formatted hellwig 3769d 00h /
76 AUTHORS update hellwig 3769d 16h /
75 hardware: cpu now equal to port-15 hellwig 3769d 16h /
74 when simulating the system include a console hellwig 3769d 21h /
73 use xess monitor when simulating the system hellwig 3769d 22h /
72 simulator: IRQ 0-3 explanation changed hellwig 3770d 00h /
71 simulator: IRQ 15 explanation added hellwig 3770d 01h /
70 hardware: two timers hellwig 3770d 17h /
69 hardware: timer counts clock cycles, counter is readable hellwig 3770d 20h /
68 hardware: timer now equal to port-15 hellwig 3770d 23h /
67 fpga implementation update hellwig 3771d 02h /
66 bin2exo: no S0 header any longer hellwig 3771d 20h /
65 xess monitor update hellwig 3771d 21h /
64 monitors re-organized hellwig 3772d 00h /
63 monitors re-organized hellwig 3772d 01h /
62 monitors re-organized hellwig 3772d 01h /
61 monitors re-organized hellwig 3772d 01h /
60 monitors re-organized hellwig 3772d 01h /
59 monitors re-organized hellwig 3772d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.