URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 145

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
145	Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL).	mohor	8143d 22h	/
144	This commit was manufactured by cvs2svn to create tag 'runing_under_uclinux'.		8160d 00h	/
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	8160d 00h	/
142	This commit was manufactured by cvs2svn to create tag 'rel_3'.		8162d 18h	/
141	Syntax error fixed.	mohor	8162d 18h	/
140	Syntax error fixed.	mohor	8162d 18h	/
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	8162d 18h	/
138	Synchronous reset added.	mohor	8162d 18h	/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	8162d 18h	/
136	Parameter ResetValue changed to capital letters.	mohor	8163d 04h	/
135	New revision. External DMA removed, TX_BD_NUM changed.	mohor	8164d 20h	/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	8164d 21h	/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	8164d 22h	/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	8164d 22h	/
131	LinkFail signal was not latching appropriate bit.	mohor	8164d 22h	/
130	First draft of the Ethernet design document. Not a finished version. Still many things missing.	mohor	8164d 22h	/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	8164d 23h	/
128	This commit was manufactured by cvs2svn to create tag 'rel_2'.		8184d 22h	/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	8184d 22h	/
126	InvalidSymbol generation changed.	mohor	8184d 22h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] - Rev 145

Filtering Options