OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Bug in MIIM fixed. mohor 8112d 18h /
176 lists changed to new directory structure mohor 8112d 20h /
175 Script fixed to new dir structure mohor 8112d 20h /
174 Directory keeper mohor 8112d 20h /
173 Keeps the directory mohor 8112d 20h /
172 NCSIM simulation environment added to cvs mohor 8112d 20h /
171 NCSIM simulation environment added. mohor 8112d 20h /
170 Headers changed. mohor 8112d 21h /
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 8112d 21h /
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 8113d 18h /
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 8114d 19h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 8115d 19h /
165 HASH improvement needed. mohor 8115d 22h /
164 Ethernet debug registers removed. mohor 8115d 23h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 8116d 14h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.		 mohor 8116d 15h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 8116d 20h /
160 error acknowledge cycle termination added to display. mohor 8116d 20h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 8117d 17h /
158 Typo fixed. mohor 8117d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.