OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 239

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 8586d 20h /
238 Defines fixed to use generic RAM by default. mohor 8599d 00h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 8601d 05h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 8601d 05h /
235 rev 4. mohor 8601d 20h /
234 Figure list assed to the revision 3. mohor 8602d 04h /
233 Revision 0.3 released. Some figures added. mohor 8602d 04h /
232 fpga define added. mohor 8606d 23h /
231 Description of Core Modules added (figure). mohor 8609d 00h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 8612d 21h /
229 case changed to casex. mohor 8612d 21h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 8613d 01h /
227 Changed BIST scan signals. tadejm 8613d 01h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 8613d 02h /
225 Some minor changes. tadejm 8613d 03h /
224 Signals for a wave window in Modelsim. tadejm 8613d 04h /
223 Some code changed due to bug fixes. tadejm 8613d 04h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 8617d 02h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 8617d 02h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 8620d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.