OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 352

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
352 Removed delayed assignments from rtl code olof 5033d 00h /
351 Turn defines into parameters in eth_cop olof 5041d 14h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 5041d 14h /
349 Make all parameters configurable from top level olof 5042d 15h /
348 Added option to dump VCD files olof 5043d 14h /
347 Added information about running with Icarus Verilog olof 5043d 15h /
346 Updated project location olof 5043d 17h /
345 Temporarily disable failing tests olof 5043d 18h /
344 bit 9 in phy control register is self clearing olof 5049d 20h /
343 Address miss should not be asserted on short frames olof 5053d 16h /
342 Added cast to avoid inequality when comparing different data types olof 5053d 16h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 5053d 17h /
340 Don't fail if log dir already exists olof 5054d 14h /
339 Added basic support for Icarus Verilog olof 5055d 14h /
338 root 5847d 19h /
337 root 5903d 21h /
336 Added old uploaded documents to new repository. root 5905d 00h /
335 New directory structure. root 5905d 00h /
334 Minor fixes for Icarus simulator. igorm 7353d 03h /
333 Some small fixes + some troubles fixed. igorm 7353d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.