OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 357

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4740d 17h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4740d 19h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4740d 20h /
354 Whitespace cleanup olof 4740d 20h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4742d 22h /
352 Removed delayed assignments from rtl code olof 4747d 04h /
351 Turn defines into parameters in eth_cop olof 4755d 18h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4755d 18h /
349 Make all parameters configurable from top level olof 4756d 19h /
348 Added option to dump VCD files olof 4757d 18h /
347 Added information about running with Icarus Verilog olof 4757d 19h /
346 Updated project location olof 4757d 21h /
345 Temporarily disable failing tests olof 4757d 22h /
344 bit 9 in phy control register is self clearing olof 4764d 00h /
343 Address miss should not be asserted on short frames olof 4767d 20h /
342 Added cast to avoid inequality when comparing different data types olof 4767d 20h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4767d 21h /
340 Don't fail if log dir already exists olof 4768d 18h /
339 Added basic support for Icarus Verilog olof 4769d 17h /
338 root 5561d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.