OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 Before changing TSU packet parser datapath width from 32b to 8b. edn_walter 4611d 18h /
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4611d 18h /
26 Updated test case. edn_walter 4613d 13h /
25 Updated SOPC Builder component and example system. edn_walter 4614d 12h /
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4614d 14h /
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4615d 07h /
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4615d 12h /
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4616d 08h /
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4620d 12h /
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4620d 12h /
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4620d 12h /
17 Updated reg.v content. edn_walter 4621d 06h /
16 Try to add sth. edn_walter 4624d 23h /
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4627d 08h /
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 4629d 08h /
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 4630d 08h /
12 Added parser support for vlan tagged frames. edn_walter 4631d 06h /
11 Added parser support for L2_PTP and IPv4/v6_UDP_PTP frame formats. edn_walter 4632d 07h /
10 Added parser support for L2_PTP and IPv4_UDP_PTP frame formats. edn_walter 4633d 08h /
9 Timestamp format in the queue = seqId_16bit + msgId_4bit + timeStamp1s_2bit + timeStamp1ns_30bit edn_walter 4634d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.