OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 4521d 21h /
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4521d 23h /
31 Added hand-shaking for the TSU data reading. edn_walter 4522d 17h /
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4522d 17h /
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4522d 17h /
28 Before changing TSU packet parser datapath width from 32b to 8b. edn_walter 4522d 23h /
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4522d 23h /
26 Updated test case. edn_walter 4524d 18h /
25 Updated SOPC Builder component and example system. edn_walter 4525d 17h /
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4525d 19h /
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4526d 13h /
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4526d 17h /
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4527d 13h /
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4531d 18h /
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4531d 18h /
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4531d 18h /
17 Updated reg.v content. edn_walter 4532d 11h /
16 Try to add sth. edn_walter 4536d 04h /
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.
edn_walter 4538d 13h /
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 4540d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.