OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 Added support for MII interface as well as GMII interface. Updated unit and top-level test cases. edn_walter 4466d 02h /
53 Corrected 2 bugs: SOPC addressing and Wrong Preamble+SFD format. edn_walter 4468d 00h /
52 1. Corrected GMII BFM preamble+sfd size error: 4B 5555555d changed to 8B 5555555555555555d5.
2. Corrected packet parser 4B counter accordingly.
edn_walter 4468d 00h /
51 Making test case pass for SOPC simulation. edn_walter 4472d 11h /
50 Added missing simulation library. edn_walter 4472d 11h /
49 Added missing simulation library. edn_walter 4472d 20h /
48 1. Added testbench for SOPC Builder example. Need to fully implement the self-check test cases. Just ignore the reported failures, and check the waveform for correct addressing.
2. Added GENERATE BLOCK for top-level addr_in unit selection. In normal top-level instantiation without modify the default addr_is_in_word = 0 parameter, the default address unit is in byte (8bit); When instantiated in SOPC Builder, the address unit is default to word (32bit).
edn_walter 4473d 00h /
47 Added test case of -16 negative period_adj value, to show the effect trying to set time backwards. Thanks to Frank Yang's question. edn_walter 4473d 10h /
46 Added operation details to the memory map doc. Memory map should be interpreted with help of ptp_drv_bfm.c. edn_walter 4476d 02h /
45 1. optimized area, by removing unused registers.
2. optimized timing, by removing latches.
edn_walter 4476d 17h /
44 Updated TSU testbench. edn_walter 4476d 20h /
43 Added software configurable PTP message id mask for TSU parser. edn_walter 4477d 18h /
42 Updated RTC testbench. Shrunk 1s to 1us to simulate more cycles during a short time. edn_walter 4478d 00h /
41 Added pre-adder to the accumulator to cut down critical timing path. edn_walter 4478d 01h /
40 Release version 1.1 edn_walter 4478d 05h /
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.
edn_walter 4478d 05h /
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.
edn_walter 4479d 03h /
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4479d 06h /
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 4480d 01h /
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 4481d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.