URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5269d 03h	/
71	Fixed double wishbone write in a single access	rherveille	5269d 03h	/
70	Added old uploaded documents to new repository.	root	5577d 06h	/
69	Added old uploaded documents to new repository.	root	5577d 21h	/
68	New directory structure.	root	5577d 21h	/
67	Fixed slave_wait clocked event syntax	rherveille	5610d 23h	/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5625d 23h	/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5626d 09h	/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5626d 09h	/
63	Added clock synchronization logic Fixed slave_wait signal	rherveille	5626d 09h	/
62	Fixed synopsys miss spell (synopsis) Fixed cr[0] register width Fixed ! usage instead of ~ Fixed bit controller parameter width to 18bits	rherveille	5626d 23h	/
61	Removed synopsys link; it's not used	rherveille	6281d 10h	/
60	Added missing semicolons ';' on endif	rherveille	6458d 07h	/
59	fixed short scl high pulse after clock stretch	rherveille	6463d 09h	/
58	fixed (n)ack generation	rherveille	6495d 10h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6495d 10h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	7048d 08h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	7049d 10h	/
54	Fixed scl, sda delay.	rherveille	7049d 10h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7345d 08h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] - Rev 72

Filtering Options