OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 108

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
108 Added new 'small' memory map to SW simulator
(so that memtest simulations can be shorter)
ja_rd 4946d 04h /
107 Adventure demo bootstrap code updated:
- typo fixed
- added basic I-cache initialization code
ja_rd 4950d 02h /
106 SW samples updated:
- Added batch files for running the SW simulation
ja_rd 4950d 03h /
105 SW simulator updated:
- New command line options
- New optional memory map
- Runs on batch mode
- Other features for running uClinux
ja_rd 4950d 03h /
104 FIXED typo in last commit for simulation template ja_rd 4954d 17h /
103 ADDED cache control inputs (unused) to dummy cache ja_rd 4954d 18h /
102 ADDED cache control bits to CP0 status register
ADDED cache control outputs
ja_rd 4954d 18h /
101 FIX: code_rd_vma asserted only after reset is done
ADDED cache control bits to CP0 status register
ADDED cache control outputs
ja_rd 4954d 18h /
100 Obsolete synthesizable template files removed ja_rd 4979d 03h /
99 Obsolete TB template files removed ja_rd 4979d 03h /
98 CPU rd and wr data address buses unified ja_rd 4979d 03h /
97 CPU rd and wr data address buses unified ja_rd 4979d 03h /
96 CPU rd and wr data address buses unified ja_rd 4979d 03h /
95 BUG FIX: cache stub properly handles all kind of cycles now ja_rd 4989d 23h /
94 Pregenerated demo 'hello' files updated ja_rd 4989d 23h /
93 SW simulator supports 'log trigger address' and keyboard input as simulated UART RX.
Project parameters now launch adventure demo automatically
ja_rd 4989d 23h /
92 'hello' demo updated to use new startup files ja_rd 4989d 23h /
91 FIX: startup files can now be used to run from FLASH or BRAM ja_rd 4989d 23h /
90 Added 'Adventure' demo to be run from the DE-1 FLASH ja_rd 4989d 23h /
89 Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file ja_rd 4989d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.