OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 151

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 BUG FIX: major bugs fixed in cache module
1.- sram address was wrong (leftover from previous version)
2.- writes to unmapped areas were blocking the cache
3.- Sequence SW,LW produced a RAW data hazard in some cases		 ja_rd 4921d 02h /
150 Bug fix: added missing nop in vacant branch delay slot ja_rd 4921d 23h /
149 changed size of simulated flash in opcodes sample code ja_rd 4921d 23h /
148 Added optional cache support to 'opcodes' test.
Updated simulation length accordingly.		 ja_rd 4923d 15h /
147 SW simulator updated to latest HW revision
(plus a few mistakes corrected: wrongly commented out lines, mostly)		 ja_rd 4923d 15h /
146 Added D-Cache setup code to 'adventure' bootstrap code
(redundant since common C startup code already does it but...)		 ja_rd 4923d 16h /
145 MAJOR UPDATE: first version of D-Cache ja_rd 4923d 16h /
144 Added cache setup code to common startup code
Important: the new cache won't work without this		 ja_rd 4923d 16h /
143 'adventure' sample by default will log from 0xb0000000
and simulation length is now longer		 ja_rd 4925d 06h /
142 'Adventure' bootstrap code now enables the cache
(and runs noticeably faster on DE-1 board)		 ja_rd 4925d 06h /
141 BUG FIX in cache: cpu stall logic was missing key case
2nd SW in a (cached) row was not being stalled		 ja_rd 4925d 06h /
140 BUG FIX in cpu: MTCx was using Rs as source instead of Rt
BUG FIX in cpu: cached sequences of S* were failing, byte_we logic was wrong		 ja_rd 4925d 06h /
139 updated simulation & synthesis pre-generated entities
('hello' code sample)		 ja_rd 4926d 00h /
138 updated simulation & synthesis pre-generated entities
('hello' code sample)		 ja_rd 4926d 00h /
137 Updated TB2 for new cache interface ('unmapped' signal) ja_rd 4926d 00h /
136 Added debug output to synthesizable MPU template, and connected debug signals to LEDs ja_rd 4926d 00h /
135 Added debug output to synthesizable MPU template. ja_rd 4926d 00h /
134 Added 'unmapped access' flag to CPU core, meant for debug mostly.
Eventually this flag will trigger an interrupt.		 ja_rd 4926d 00h /
133 First draft of the SDRAM controller
(Still unused in the code working base)		 ja_rd 4928d 21h /
132 Fixed bug in stall logic
(stall for back-to-back SW instructions was wrong)		 ja_rd 4928d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.