OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 189

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 fixed opcode test makefile: adapted to new common makefile ja_rd 4777d 05h /
188 updated hello demo mpu file ja_rd 4777d 23h /
187 Fixed SW simulator: reset value for timer prescaler ja_rd 4801d 13h /
186 Updated the SW simulator:
Fixed handling of KU/IE flags
Added preliminary support for simulated HW interrupts
Added preliminary support for timer/counter
Enlarged the BRAM in all memory maps (to be undone)
ja_rd 4801d 13h /
185 FIX: committed forgotten source file for 'memtest' demo...
Updated memtest makefile
ja_rd 4803d 18h /
184 Updated some application makefiles to make use of common makefile ja_rd 4803d 19h /
183 Updated comments and readme file for code samples ja_rd 4805d 11h /
182 Updated makefiles for Hello and Adventure
Removed old dependencies in Adventure demo
ja_rd 4805d 11h /
181 Bug fix: left out a link script in last commit ja_rd 4805d 11h /
180 Removed old support code
Bits of it may yet reappear as part of the new support library
ja_rd 4805d 21h /
179 'Adventure' demo updated, removed dependencies to old support code ja_rd 4805d 21h /
178 Added FP math support to support library
Uses code lifted from old version of GNU libc, no adaptation needed
NEEDS testing!
ja_rd 4805d 21h /
177 Modified 'Adventure' demo to use new support code ja_rd 4805d 22h /
176 Modified 'hello' to use new support code
NOTE: the 'OPCODE EMULATOR' mentioned below is the TRAP HANDLER
The SW opcode emulation has been working for months
ja_rd 4805d 22h /
175 Updated support library
Removed spurious dependence to accursed '_impure_ptr'
ja_rd 4805d 22h /
174 started to add branch emulation to opcode emulator ja_rd 4805d 23h /
173 New version of support code, still incomplete. ja_rd 4805d 23h /
172 Added new version of support code, still incomplete ja_rd 4807d 13h /
171 CPU bug fix: MFC0 instructions aborted by privilege trap should not modify any register ja_rd 4808d 15h /
170 Fixed bug in optional emulation of EXT, INS ja_rd 4809d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.