URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 218

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
218	UART bug fix: rx_rdy flag must be clear only when reading the rx buffer	ja_rd	4530d 11h	/
217	Removed another SoC file prematurely committed	ja_rd	4537d 02h	/
216	First draft of SoC removed. I'll rename it from mips_mcu in order to keep the svn log.	ja_rd	4537d 02h	/
215	First draft of MIPS SoC Still unused by any of the code samples. Eventually will replace the mips_mcu entity	ja_rd	4537d 02h	/
214	Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes.	ja_rd	4537d 11h	/
213	Memory test application updated -- added extra-simple D-Cache test. The new test is a row of back-to-back I/O reads and writes. This test triggers a bug in the cache that has been already fixed.	ja_rd	4537d 11h	/
212	BUG FIX: sequences of back-to-back I/O reads or writes didn't work. The stall conditions were wrong for those cases. Minor cleanup of the comments	ja_rd	4537d 11h	/
211	Included a simulated block of I/O regs in the test bench for easing some cache tests.	ja_rd	4537d 11h	/
210	Added new Tex sources New doc sources organized according to Tex guidelines	ja_rd	4716d 22h	/
209	Documentation reorganization Updated PDF committed Old Tex sources removed Old plain text file removed	ja_rd	4716d 22h	/
208	Bug fix in SW simulator Crashed when a function call trace log was requested with missing map file	ja_rd	4803d 04h	/
207	Simulation memories now modelled with shared variables and not signals. This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude	ja_rd	4816d 07h	/
206	Fixed SygnalSpy function calls for compatibility with older versions of Modelsim	ja_rd	4816d 07h	/
205	Fixed bug in test bench interface to CPU	ja_rd	4837d 05h	/
204	Bug fixed in simulation script (Thank you Khadijeh!)	ja_rd	4837d 05h	/
203	Opcode test program prepared to test interrupts (by using special simulated hardware in the test bench) More changes to come, this is just the first commit of many	ja_rd	4851d 05h	/
202	Modelsim wave window script tidied up a bit This is mostly useless anyway	ja_rd	4851d 05h	/
201	Minor fixes to code comments	ja_rd	4851d 05h	/
200	CPU interrupt input changed to 8-bit vector Other modules changed accordingly Interrupts still missing; this is just preparing the interface	ja_rd	4851d 05h	/
199	Fixed missing references	ja_rd	4851d 23h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 218

Filtering Options