URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 48

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
48	Temporary fix to memory decoding constants	ja_rd	5044d 12h	/
47	Pre-generated simulation test benches updated	ja_rd	5044d 12h	/
46	First version of cache: stub, 1-word cache Stub cache tested on simulation and HW, just a stub Adapted CPU stall logic to 1st version of cache Adapted all other modules for compatibility with cache	ja_rd	5044d 12h	/
45	Fixed some typos in the main doc	ja_rd	5046d 07h	/
44	slite: cleaned up memory allocation/deallocation code	ja_rd	5046d 16h	/
43	added comments to dummy 'cache' stub	ja_rd	5046d 19h	/
42	Added cache stub module, plus related test bench	ja_rd	5048d 14h	/
41	Updated main project doc	ja_rd	5048d 14h	/
40	pre-generated 'hello' demo updated	ja_rd	5048d 14h	/
39	Updated main project doc	ja_rd	5048d 14h	/
38	Minor changes in header comments	ja_rd	5048d 15h	/
37	functions added to package for standard address decoding	ja_rd	5048d 15h	/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	5048d 15h	/
35	CPU mem_wait logic updated to work with cache	ja_rd	5048d 15h	/
34	default data address moved to 0x80000000 makefiles and readme files updated accordingly	ja_rd	5048d 15h	/
33	bin2hdl now can initialize 16-bit wide memories	ja_rd	5048d 15h	/
32	slite: catch 1-instruction endless loops now can run unattended; will stop at the end of main()	ja_rd	5048d 16h	/
31	Major refactor in slite: supports memory map with more than 1 block indentation made homogeneous unused code removed	ja_rd	5048d 16h	/
30	Completed decoding of instructions (to prevent side effects of invalid opcodes)	ja_rd	5050d 12h	/
29	opcode test updated: supports CP0 cause register and traps in delay slots tests that traps abort next instruction in all cases	ja_rd	5050d 13h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 48

Filtering Options