URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	updated precompiled demo: single 32-bit BROM instead of 4x8-bit	ja_rd	4894d 03h	/
56	synthesis mpu template updated: BRAM is now one 32-bit-wide block instead of 4 8-bitters (it is read only) python script updated accordingly	ja_rd	4894d 03h	/
55	First version of cache: stub, 1-word cache (forgot to commit new mpu template file)	ja_rd	4894d 04h	/
54	Doc updated Cache section (2.7) is still missing	ja_rd	4894d 07h	/
53	SW simulator: Major change in logging code. Changes are logged now with the address of the instruction that caused them. These changes make the HW simulation TB's life easier.	ja_rd	4894d 07h	/
52	Sim scripts adapted to recent changes	ja_rd	4894d 07h	/
51	Adapted simulation and synth templates for cache module	ja_rd	4894d 07h	/
50	New code sample: memtest Tests external RAM	ja_rd	4894d 07h	/
49	'hello' demo: updated to use new cache module No longer uses temporary hacks or custom linker script	ja_rd	4894d 07h	/
48	Temporary fix to memory decoding constants	ja_rd	4894d 07h	/
47	Pre-generated simulation test benches updated	ja_rd	4894d 07h	/
46	First version of cache: stub, 1-word cache Stub cache tested on simulation and HW, just a stub Adapted CPU stall logic to 1st version of cache Adapted all other modules for compatibility with cache	ja_rd	4894d 07h	/
45	Fixed some typos in the main doc	ja_rd	4896d 03h	/
44	slite: cleaned up memory allocation/deallocation code	ja_rd	4896d 11h	/
43	added comments to dummy 'cache' stub	ja_rd	4896d 15h	/
42	Added cache stub module, plus related test bench	ja_rd	4898d 10h	/
41	Updated main project doc	ja_rd	4898d 10h	/
40	pre-generated 'hello' demo updated	ja_rd	4898d 10h	/
39	Updated main project doc	ja_rd	4898d 10h	/
38	Minor changes in header comments	ja_rd	4898d 11h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 57

Filtering Options