OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 Refactored memory decoding logic
(wait states and read-only attributes unimplemented yet)		 ja_rd 4909d 16h /
63 DE-1 demo top module:
added registers for SD interface, switches and 7-seg display		 ja_rd 4909d 17h /
62 CPU fixed:
fixed bug in EPC load logic relative to mem_wait stalls
parametrized reset and trap vector addresses		 ja_rd 4909d 17h /
61 SW simulator updated:
new mips-1 memory map and trap addresses
slightly better command line argument parsing		 ja_rd 4909d 17h /
60 Forgot to upload new TB package!!
Without this, simulations don't work...		 ja_rd 4909d 17h /
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file		 ja_rd 4911d 06h /
58 Cleaned up cache stub code ja_rd 4911d 17h /
57 updated precompiled demo:
single 32-bit BROM instead of 4x8-bit		 ja_rd 4911d 18h /
56 synthesis mpu template updated:
BRAM is now one 32-bit-wide block instead of 4 8-bitters
(it is read only)
python script updated accordingly		 ja_rd 4911d 19h /
55 First version of cache: stub, 1-word cache
(forgot to commit new mpu template file)		 ja_rd 4911d 19h /
54 Doc updated
Cache section (2.7) is still missing		 ja_rd 4911d 22h /
53 SW simulator: Major change in logging code.
Changes are logged now with the address of the instruction that caused them.
These changes make the HW simulation TB's life easier.		 ja_rd 4911d 22h /
52 Sim scripts adapted to recent changes ja_rd 4911d 22h /
51 Adapted simulation and synth templates for cache module ja_rd 4911d 22h /
50 New code sample: memtest
Tests external RAM		 ja_rd 4911d 22h /
49 'hello' demo: updated to use new cache module
No longer uses temporary hacks or custom linker script		 ja_rd 4911d 22h /
48 Temporary fix to memory decoding constants ja_rd 4911d 22h /
47 Pre-generated simulation test benches updated ja_rd 4911d 22h /
46 First version of cache: stub, 1-word cache
Stub cache tested on simulation and HW, just a stub
Adapted CPU stall logic to 1st version of cache
Adapted all other modules for compatibility with cache		 ja_rd 4911d 22h /
45 Fixed some typos in the main doc ja_rd 4913d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.