OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 Adapted pregenerated vhdl files to latest changes ja_rd 5037d 21h /
75 Added support for 8-bit-wide static memory (e.g. Flash)
Updated demo 'top' file to use the DE-1 onboard flash		 ja_rd 5037d 21h /
74 Fixed (harmless) error in simulation template 2 ja_rd 5038d 01h /
73 Fixed comment about write cycles in cache module ja_rd 5038d 01h /
72 Fixed stupid bug in SRAM write cycles (setup time violated)
Wait states implemented for SRAM wait and read cycles		 ja_rd 5038d 01h /
71 Doc updated to reflect last changes ja_rd 5038d 13h /
70 updated CodeBlocks project file ja_rd 5038d 13h /
69 Updated simulation scripts
Obsolete sim script removed		 ja_rd 5038d 13h /
68 Updated pre-generated vhdl files ja_rd 5038d 13h /
67 Deprecated files:
Marked three files as unused, to be removed		 ja_rd 5038d 14h /
66 Code samples:
Updated all code samples to use TB2 template and new memory map		 ja_rd 5038d 14h /
65 Fixed io input mux in MPU template 1 ja_rd 5038d 14h /
64 Refactored memory decoding logic
(wait states and read-only attributes unimplemented yet)		 ja_rd 5038d 14h /
63 DE-1 demo top module:
added registers for SD interface, switches and 7-seg display		 ja_rd 5038d 14h /
62 CPU fixed:
fixed bug in EPC load logic relative to mem_wait stalls
parametrized reset and trap vector addresses		 ja_rd 5038d 14h /
61 SW simulator updated:
new mips-1 memory map and trap addresses
slightly better command line argument parsing		 ja_rd 5038d 14h /
60 Forgot to upload new TB package!!
Without this, simulations don't work...		 ja_rd 5038d 14h /
59 cleaned up top vhdl module of demo
moved reset sync ff chain to top module
updated pre-generated demo file		 ja_rd 5040d 03h /
58 Cleaned up cache stub code ja_rd 5040d 14h /
57 updated precompiled demo:
single 32-bit BROM instead of 4x8-bit		 ja_rd 5040d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.